

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addease COMMISSIONER FOR PATENTS PO Box 1430 Alexandria, Virginia 22313-1450 www.webjo.gov

A DESCRIPTION AND	FILING DATE	FIRST NAMED INVENTOR	LITTORNEY BOOKERNO	GOLUMNU TOUNG
APPLICATION NO.			ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/814,312	03/30/2004	Bradley C. Aldrich	042390.P18895	5152
45209 MISSION/BST	7590 02/14/201 Z.	1	EXAM	UNER
BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP 1279 OAKMEAD PARKWAY		LINDLOF, JOHN M		
	, CA 94085-4040		ART UNIT	PAPER NUMBER
			2183	
			MAIL DATE	DELIVERY MODE
			02/14/2011	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

# Office Action Summary

Application No.	Applicant(s)	
10/814,312	ALDRICH ET AL.	
Examiner	Art Unit	
JOHN LINDLOF	2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any
- earned patent term adjustment. See 37 CFR 1.704(b).

Status	
1)🛛	Responsive to communication(s) filed on 23 November 2010.
221□	This action is <b>FINAL</b> 2h\M This action is non-final

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

4) Claim(s) 1-5.8 and 14-42 is/are pending in the application.				
4a) Of the above claim(s) is/are withdrawn from consideration.				
5) Claim(s) is/are allowed.				
6) Claim(s) 1-5.8 and 14-42 is/are rejected.				
7) Claim(s) is/are objected to.				
8) Claim(s) are subject to restriction and/or election requirement.				
plication Papers				

# Ap

9/LI The specification is objected to by the Examiner.
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

# Priority under 35 U.S.C. § 119

a) All b) Some \* c) None of:

1.	Certified copies of the priority documents have been received.
2.	Certified copies of the priority documents have been received in Application No
3.	Copies of the certified copies of the priority documents have been received in this National Stage
	application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

Attachinent(3)		
Notice of References Cited (PTO-892)	4) Interview Summary (PTO-413)	
2) Notice of Draftsperson's Fatent Drawing Review (FTO-948)	Paper Ne(s)/Mail Date	
3) Information Disclosure Statement(s) (PTO/SB/08)	<ol><li>Notice of Informal Patent Application</li></ol>	
Paper No(s)/Mail Date .	6) Other:	

Page 2

Application/Control Number: 10/814,312

Art Unit: 2183

#### DETAILED ACTION

1. Claims 1-5, 8, 14-42 are presented for examination.

# Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/23/2010 has been entered.

# Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-5, 8, 14, 15, 17-24, 26-30, 32-40 are rejected under 35 U.S.C. 102(b) as being anticipated by Grisenthwaite et al., US Patent Application Publication 2002/0065860 (hereinafter Grisenthwaite).

2. As per claim 1, Grisenthwaite teaches:

A method of executing an instruction comprising: receiving residual data of a first image and decoded pixels of a second image (examiner notes that the name of data received is not given much, if any, patentable weight because it has no effect on the

Art Unit: 2183

process as claimed, Grisenthwaite teaches receiving residual and decoded data such as pixel/image data at para. [0129]); zero-extending a plurality of unsigned data operands of an 8-bit precision (see e.g. fig. 4, 5, operands p0-3 are each 8-bits) of the decoded pixels using one or more qualifiers (see e.g. fig. 4, para, [0118], [0123], shift parameter) to determine whether upper or lower unsigned data operands are operated on to produce a plurality of unpacked data operands (see e.g. fig. 4, 5, operands can be zero extended such as by sign/zero extending and masking circuit 10 to produce unpacked data; the shift parameter determines whether upper or lower operands are operated on as shown in fig. 4 with p3/p2 and p1/p0); adding a plurality of signed data operands of a 16-bit precision of the residual data to the plurality of unpacked data operands producing a plurality of signed results, wherein the 16-bit precision is greater than the 8-bit precision (see e.g. fig. 4 Rd, para. [0129], 16-bit operands are added to unpacked values to produce signed results); saturating the plurality of signed results producing a plurality of unsigned results, the unsigned results having the 8-bit precision which is less than the 16-bit precision (see e.g. para. [0129], [0151-2], signed 16-bit results are then saturated to unsigned 8-bit results using a USAT16 operation).

\*Examiner's note\* A recitation of an intended use, such as processing data of a certain name or origin, must result in a structural or functional difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. The origin of bits of data, or the abstract name given to them, does not change the fact that the data are still a series of bits, and

Application/Control Number: 10/814,312 Page 4

Art Unit: 2183

therefore the claimed method is taught by prior art which performs the claimed method on bits of data which are capable of representing an image, pixels, etc.. This interpretation of data is consistent with applicant's specification, which describes performing operations on bits of data (see e.g. page 12, "the residual data is typically 16-bit signed data", "...a previously decoded frame saturated to 8-bit unsigned limits).

As per claim 2, Grisenthwaite teaches:

The method as recited in claim 1, wherein the residual data comprises data results from an inverse discrete cosine transform (DCT) operation and the second image comprises a previously decoded video frame (see e.g. para. [0129]).

As per claim 3, Grisenthwaite teaches:

The method as recited in claim 1, wherein the second image is an earlier decoded block from a same video frame as the first image (see e.g. para. [0129], the data is capable of being from any image).

5. As per claim 4, Grisenthwaite teaches:

The method as recited in claim 1, wherein the zero-extending, the adding and the saturating are part of a video estimation function (see e.g. para. [0129], motion estimated value).

6. As per claim 5, Grisenthwaite teaches:

The method as recited in claim 1, wherein the zero-extending, the adding and the saturating are part of a video compensation function (see e.g. para. [0129], motion compensation).

7. As per claim 8, Grisenthwaite teaches:

Art Unit: 2183

The method as recited in claim 1, wherein the method is performed utilizing Single-Instruction/Multiple-Data (SIMD) circuitry (see e.g. para. [0014]).

- Claims 14-15 are rejected for reasons corresponding to those given above for claim 1.
- 9. As per claim 17, Grisenthwaite teaches:

The apparatus as recited in claim 14, wherein selection controls for the first plurality of multiplexers is according to a qualifier specified in a Single-Instruction/Multiple-Data (SIMD) instruction (see e.g. para. [0014]).

10. As per claim 18, Grisenthwaite teaches:

The apparatus as recited in claim 14, wherein configuration of the first plurality of multiplexers, the plurality of adders, and the plurality of saturation units is selected according to microcode identified by a Single-Instruction/Multiple-Data (SIMD) instruction (see e.g. para. [0014], the type of instruction causes certain units to be used).

11. As per claim 19, Grisenthwaite teaches:

The apparatus as recited in claim 14, wherein configuration of the first plurality of multiplexers, the plurality of adders, and the plurality of saturation units is selected according to decode logic and a Single-Instruction/Multiple-Data (SIMD) instruction (see e.g. para. [0014], the type of instruction causes certain units to be used).

12. As per claim 20, Grisenthwaite teaches:

Application/Control Number: 10/814,312 Page 6

Art Unit: 2183

The apparatus as recited in claim 14, wherein the first plurality of multiplexers, the plurality of adders, and the plurality of saturation units form a Single-Instruction/Multiple-Data (SIMD) instruction execution circuit (see e.g. para. [0014).

- Claims 21-22 are rejected for reasons corresponding to those given above for claims 2, 5.
- 14. Claims 23, 24, 26-29 are rejected for reasons corresponding to those given above for claims 14, 15, 17-22.
- Claims 30, 32-36 are rejected for reasons corresponding to those given above for claims 14, 15, 17-22.
- 16. Claims 37-40 are rejected for reasons corresponding to those given above for claim 1.

Art Unit: 2183

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

- Claims 16, 25, 31, 41, 42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Grisenthwaite in view of Nojiri, US Patent 5,063,353 (hereinafter Nojiri).
- 18. As per claim 16, Grisenthwaite teaches:

The apparatus as recited in claim 14,

Grisenthwaite fails to explicitly teach wherein the plurality of adders comprises four 16-bit adders.

Nojiri teaches a plurality of adders as four 16-bit adders (see e.g. col. 3 lines 43-50).

Grisenthwaite teaches performing add operations (see e.g. fig. 4).

At the time of the invention it would have been obvious to one of ordinary skill in the art to combine the teachings of Grisenthwaite and Nojiri to use a plurality of adders as four 16-bit adders. This would have incorporated the known functionality of performing an add operation on known 16-bit data to achieve the predictable result of adding four sets of 16-bit values.

Art Unit: 2183

19. Claims 25, 31, 41, 42 are rejected for reasons corresponding to those given above for claim 16.

## Response to Arguments

Applicant's arguments filed 11/23/2010 have been fully considered but they are not persuasive.

Applicant states: "Grisenthwaite discusses in part all ADD8TO16 instruction. FIG. 4 of Grisenthwaite schematically illustrates the action of a SIMD type arithmetic instruction. In FIG. 4, register Rm has four 8-bit portions, p0. p1, p2, and p3. The register Rn has two 16-bit data values a0 and a2. FIG. 4 clearly shows that the data of the result register Rd are each 16-bits.

"Accordingly the ADD8TO16 instruction of Grisenthwaite does not disclose or render obvious "saturating the plurality of signed results producing a plurality of unsigned results, the unsigned results having the 8-bit precision which is less than the 16-bit precision"

Examiner respectfully asserts that the ADD8TO16 instruction was not relied upon to teach the saturation portion of the claim. As discussed in Grisenthwaite para. [0129], "The SIMD type saturation instructions work particularly well when combined with the above mentioned pack and arithmetic instructions." That is, as shown in para. [0151], the add and saturate operations, e.g. ADD8TO16 and SAT16, are combined and are equivalent to the "method of executing an instruction" of claim 1 (and similarly with other claims). Examiner notes that calling multiple instructions a single instruction is merely a matter of semantics, as the functional steps do not change. This reasoning is consistent with Applicant's specification ("Boundaries between various components, operations and data stores are somewhat arbitrary...", "...structures and functionality presented as discrete components in the various configurations may be implemented as a combined structure or component.", see final paragraph of specification).

Art Unit: 2183

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOHN LINDLOF whose telephone number is (571)270-1024. The examiner can normally be reached on Monday-Friday 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

John Lindlof (571) 270-1024

/Eddie P Chan/ Supervisory Patent Examiner, Art Unit 2183